



UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE
United States Patent and Trademark Office
Address: COMMISSIONER FOR PATENTS
P.O. Box 1450
Alexandria, Virginia 22313-1450
www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
-----------------	-------------	----------------------	---------------------	------------------

10/534,462

05/11/2005

Daniel Chatroux

123886

5027

25944

7590

05/01/2007

OLIFF & BERRIDGE, PLC

P.O. BOX 19928

ALEXANDRIA, VA 22320

EXAMINER

MEMULA, SURESH

ART UNIT

PAPER NUMBER

2825

MAIL DATE

DELIVERY MODE

05/01/2007

PAPER

Please find below and/or attached an Office communication concerning this application or proceeding.

The time period for reply, if any, is set in the attached communication.

31

Office Action Summary

Application No.

10/534,462

Applicant(s)

CHATROUX ET AL.

Examiner

Suresh Memula

Art Unit

2825

-- The MAILING DATE of this communication appears on the cover sheet with the correspondence address --

Period for Reply

A SHORTENED STATUTORY PERIOD FOR REPLY IS SET TO EXPIRE 3 MONTH(S) OR THIRTY (30) DAYS, WHICHEVER IS LONGER, FROM THE MAILING DATE OF THIS COMMUNICATION.

- Extensions of time may be available under the provisions of 37 CFR 1.136(a). In no event, however, may a reply be timely filed after SIX (6) MONTHS from the mailing date of this communication.
- If NO period for reply is specified above, the maximum statutory period will apply and will expire SIX (6) MONTHS from the mailing date of this communication.
- Failure to reply within the set or extended period for reply will, by statute, cause the application to become ABANDONED (35 U.S.C. § 133). Any reply received by the Office later than three months after the mailing date of this communication, even if timely filed, may reduce any earned patent term adjustment. See 37 CFR 1.704(b).

Status

- 1) ☒ Responsive to communication(s) filed on 11 May 2005.
- 2a) ☐ This action is **FINAL**. 2b) ☒ This action is non-final.
- 3) ☐ Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under *Ex parte Quayle*, 1935 C.D. 11, 453 O.G. 213.

Disposition of Claims

- 4) ☒ Claim(s) 16-30 is/are pending in the application.
- 4a) Of the above claim(s) _____ is/are withdrawn from consideration.
- 5) ☐ Claim(s) _____ is/are allowed.
- 6) ☒ Claim(s) 16-30 is/are rejected.
- 7) ☐ Claim(s) _____ is/are objected to.
- 8) ☐ Claim(s) _____ are subject to restriction and/or election requirement.

Application Papers

- 9) ☐ The specification is objected to by the Examiner.
- 10) ☒ The drawing(s) filed on 11 May 2005 is/are: a) ☒ accepted or b) ☐ objected to by the Examiner.
Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).
Replacement drawing sheet(s) including the correction is required if the drawing(s) is objected to. See 37 CFR 1.121(d).
- 11) ☐ The oath or declaration is objected to by the Examiner. Note the attached Office Action or form PTO-152.

Priority under 35 U.S.C. § 119

- 12) ☒ Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f).
- a) ☒ All b) ☐ Some * c) ☐ None of:
1. ☒ Certified copies of the priority documents have been received.
 2. ☐ Certified copies of the priority documents have been received in Application No. _____.
 3. ☐ Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)).

* See the attached detailed Office action for a list of the certified copies not received.

Attachment(s)

- 1) ☒ Notice of References Cited (PTO-892)
- 2) ☐ Notice of Draftsperson's Patent Drawing Review (PTO-948)
- 3) ☒ Information Disclosure Statement(s) (PTO/SB/08)
Paper No(s)/Mail Date 5/11/05.
- 4) ☐ Interview Summary (PTO-413)
Paper No(s)/Mail Date. _____.
- 5) ☐ Notice of Informal Patent Application
- 6) ☐ Other: _____.

DETAILED ACTION

Claim Objections

1. In Claim 16, at line 1, insert "A" before "[i]ntegrated circuit" for correct grammar.
2. In Claim 16, at line 6, the phrase "integrated circuit" should be preceded by "said" or "the" for proper antecedence, and the claim should be restructured accordingly to form a complete sentence.
3. In Claim 16, at line 8, the limitation "the levels" in "the levels of the clock signal" lacks proper antecedent basis.
4. In Claim 17, at line 2, the limitation "the instantaneous supply currents" lacks proper antecedent basis.

Claim Rejections - 35 USC § 112

5. The following is a quotation of the second paragraph of 35 U.S.C. 112:

The specification shall conclude with one or more claims particularly pointing out and distinctly claiming the subject matter which the applicant regards as his invention.
6. **Claims 16-30 rejected under 35 U.S.C. 112, second paragraph**, as being indefinite for failing to particularly point out and distinctly claim the subject matter which applicant regards as the invention.
7. In Claim 16, at lines 2-3, the phrase "a large number" in "a large number of elementary transistors" renders the claim indefinite because the phrase is relative and fails to distinctly identify what it is meant to encompass, i.e., what is the range/quantity/value that distinctly distinguishes "a large number" apart from small/medium/extra-large number?
8. In Claim 16, at line 2, the term "elementary" in "elementary transistors" renders the claims indefinite because the term fails to distinctly identify what it is meant to encompass, i.e., what characteristics/attributes distinctly distinguish "a elementary transistor" from a transistor?
9. In Claim 17, at line 3, the term "close" renders the claim indefinite because the term is relative and fails to distinctly identify what it is meant to encompass, i.e., what is the range/amount/value that distinctly distinguishes "close" apart from closer/further/far?

Art Unit: 2825

10. Although the claims are interpreted in light of the specification, limitations from the specification are not read into the claims. See *In re Van Geuns*, 988 F.2d 1181, 26 USPQ2d 1057 (Fed. Cir. 1993).

11. Claims 17-30 are further rejected for their dependency on rejected base Claim 16.

Claim Rejections - 35 USC § 102

12. The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless –

(e) the invention was described in (1) an application for patent, published under section 122(b), by another filed in the United States before the invention by the applicant for patent or (2) a patent granted on an application for patent by another filed in the United States before the invention by the applicant for patent, except that an international application filed under the treaty defined in section 351(a) shall have the effects for purposes of this subsection of an application filed in the United States only if the international application designated the United States and was published under Article 21(2) of such treaty in the English language.

13. **Claims 16-28 are rejected under 35 U.S.C. 102(e)** as being anticipated by US Patent No. 6,946,899 to Myono (Myono).

14. As to Claim 16,

an integrated circuit (FIG. 1, 6, 9-10, 12-13) comprising at least a digital part (FIG. 1, 2C, 3C, 4-5, 7-8) comprising a large number of elementary transistors connected to one another so as to form a plurality of functional elements (FIG. 1, 6, 9-10, 12-13),

the functional elements being grouped in subassemblies (FIG. 1, 6, 9-10, 12-13) each comprising a first and a second electrical supply terminal (FIG. 1, 6, 9-10, 12-13) and a clock input (FIG. 1, 6, 9-10, 12-13),

the subassemblies being connected in series by means of their supply terminals to the terminals of a voltage supply source (Column 5, line 4; FIG. 1, 6, 9-10, 12-13),

integrated circuit wherein the clock input (FIG. 1, 6, 9-10, 12-13) of each subassembly is connected to a common clock circuit (FIG. 1, 6, 9-10, 12-13) and the clock input of at least one subassembly is connected to the common clock circuit by means of a device for shifting the levels of the clock signal (FIG. 1, 6, 9-10, 12-13).

Art Unit: 2825

15. As to Claim 17, wherein the subassemblies are formed in such a way that the sum of the instantaneous supply currents flowing through the functional elements of a subassembly is close to that of the other subassemblies (Column 5, line 4; FIG. 1, 6, 9-10, 12-13; Myono teaches a series connection, e.g., all elements in a series connection have equal currents).

16. As to Claim 18, wherein the clock inputs of at least two adjacent subassemblies are connected by a device for shifting the clock signal levels (FIG. 1, 6, 9-10, 12-13).

17. As to Claim 19, wherein the clock input of one of the end subassemblies is connected by means of an additional device for shifting the clock signal levels at the output of the clock circuit (FIG. 1, 6, 9-10, 12-13).

18. As to Claim 20, wherein the device for shifting the clock signal levels comprises at least one capacitor (FIG. 1, 6, 9-10, 12-13).

19. As to Claim 21, wherein the device for shifting the clock signal levels comprises at least one transistor (FIG. 1, 6, 9-10, 12-13).

20. As to Claim 22, wherein all the subassemblies are identical (Column 6, lines 48-67; Column 7, lines 1-11; Column 9, lines 56-60; FIG. 1, 6, 9-10, 12-13).

21. As to Claim 23, wherein each of the subassemblies comprises a voltage limiting circuit connected between its power supply terminals (Column 2, lines 23-33; FIG. 1, 6, 9-13).

22. As to Claim 24, wherein the voltage limiting circuit comprises a diode (Column 2, lines 23-33; FIG. 1, 6, 9-13).

23. As to Claim 25, wherein the voltage limiting circuit comprises a transistor (Column 2, lines 23-33; FIG. 1, 6, 9-13).

24. As to Claim 26, wherein each subassembly comprises a decoupling capacitor connected between the first power supply terminal and the second power supply terminal of the subassembly (FIG. 1, 6, 9-10, 12-13).

25. As to Claim 27, wherein the integrated circuit comprises means for electrical insulation between the subassemblies (FIG. 1, 6, 9-13).

Art Unit: 2825

26. As to Claim 28, wherein the means for electrical insulation between the different subassemblies are reverse biased diode junctions (Column 2, lines 23-33; FIG. 1, 6, 9-13).

Claim Rejections - 35 USC § 103

27. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:

(a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negated by the manner in which the invention was made.

28. **Claim 29 is rejected under 35 U.S.C. 103(a)** as being unpatentable over Myono in view of US Pub. No. 2002/0014663 to Iwamatsu et al. (Iwamatsu).

29. Myono substantially teaches all of the limitations as stated above, except for dielectric zones.

30. Iwamatsu discloses dielectric zones (Paragraph 0002).

31. It would have been obvious to one of ordinary skill in the art at the time of the applicant's invention to have utilized dielectric zones; as taught by Iwamatsu (Paragraph 0002); in order to obtain higher performance by isolating circuit elements.

32. **Claim 30 is rejected under 35 U.S.C. 103(a)** as being unpatentable over Myono in view of one or more of: US Pub. No. 2004/0077151 to Bhattacharyya (Bhattacharyya), US Pub. No. 2004/0087084 to Hsieh (Hsieh), US Pub. No. 2004/0094763 to Agnello et al. (Agnello), and/or 2004/0018668 to Maszara (Maszara).

33. Myono substantially teaches all of the limitations as stated above, except for silicon-on-insulator.

34. Bhattacharyya discloses silicon-on-insulator (Abstract; Paragraphs 0004, 0015), Hsieh discloses silicon-on-insulator (Paragraph 0024), Agnello discloses silicon-on-insulator (Paragraph 0049), and Maszara discloses silicon-on-insulator (Paragraph 0002).

35. It would have been obvious to one of ordinary skill in the art at the time of the applicant's invention to have utilized silicon-on-insulator; as taught by Bhattacharyya

Art Unit: 2825

(Abstract; Paragraphs 0004, 0015), Hsieh (Paragraph 0024), Agnello (Paragraph 0049), and/or Maszara (Paragraph 0002); in order to provide advantages of significant speed, power, and radiation immunity (Bhattacharyya: Paragraph 0004), reduce undesired capacitance (Maszara: Paragraph 0002), suppress short channel effect (Maszara: Paragraph 0002), and/or reduce latch-up and soft errors (Maszara: Paragraph 0002); since silicon-on-insulators are well-documented (Maszara: Paragraph 0002), well-known in the art (Hsieh: Paragraph 0024) and conventional (Bhattacharyya: Abstract; Paragraph 0015; Agnello: Paragraph 0049).

Conclusion

36. Any inquiry concerning this communication or earlier communications from the examiner should be directed to Suresh Memula whose telephone number is (571) 272-8046. The examiner can normally be reached on M-F 8am-4:30pm EST.

37. If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Jack Chiang can be reached on (571) 272-7483. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300.

38. Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see <http://pair-direct.uspto.gov>. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free). If you would like assistance from a USPTO Customer Service Representative or access to the automated information system, call 800-786-9199 (IN USA OR CANADA) or 571-272-1000.

Suresh Memula
Art Unit 2825
April 25, 2007

PAUL DINH
PRIMARY EXAMINER

